# 10/539 333

### PATENT COOPERATION TREATY

# **PCT**

REC'D	2.3 MAY	2005
WIPO		PCT

### INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference		See Notificati	on of Transmittal of International
BUR920020082	FOR FURTHER ACTION		Examination Report (Form PCT/IPEA/416)
International application No.	International filing date (day/mor	nth/year)	Priority date (day/month/year)
PCT/US02/41182	20 December 2002 (20.12.2002)		
International Patent Classification (IPC)	or national classification and IPC		
IPC(7): H01L 21/82, 21/44 and US CI.:	438/131		
Applicant			
INTERNATIONAL BUSINESS MACH	INES CORPORATION		
Examining Authority and	nary examination report has bee	ccording to A	rticle 36.
2. This REPORT consists of	a total of $\mathcal{J}$ sheets, including	this cover she	et.
This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT).			
These annexes consist of a	total of Scheets		
	ations relating to the following i	tems:	· · · · · · · · · · · · · · · · · · ·
	_		
I 🔀 Basis of the repo	ort		
II Priority			
III Non-establishme	ent of report with regard to nov	elty, inventive	step and industrial applicability
IV Lack of unity of	invention	•	•
	nent under Article 35(2) with reations and explanations support	_	·
VI Certain documen	• • •	ing such state.	ment
	n the international application		
VIII Certain observat	ions on the international applica	ation	
Date of submission of the demand	Date of	of completion	of this report
20 July 2004 (20.07.2004)		12 April 2005 (12.04.2005)	
Name and mailing address of the IPEA/US		Authorized officer	
Mail Stop PCT, Attn: IPEA/ US Commissioner for Patents P.O. Box 1450	Jennif	er M. Kennedy	Thain S. Hoppe
Alexandria, Virginia 22313-1450		one No. (703)	308-0956
Facsimile No. (703) 305-3230 Form PCT/IPEA/409 (cover sheet)(July 19			

## INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.	<del></del>
PCT/US02/41182	

I.	Basi	s of the report
<b> </b>		regard to the elements of the international application:*
		the international application as originally filed.
	M	the description:
		pages 1-7 as originally filed
		pages NONE, filed with the demand
		pages NONE, filed with the letter of
	$\boxtimes$	the claims:
		pages NONE , as originally filed
		pages NONE, as amended (together with any statement) under Article 19 pages NONE, filed with the demand
		pages NONE , filed with the demand pages 8-10 , filed with the letter of 28 January 2005 (28.01,2005)
•		20 Julium y 2003 (20.01,2003)
	$\boxtimes$	the drawings:
		pages 1-10, as originally filed
		pages NONE , filed with the demand
	$\Box$	pages NONE, filed with the letter of
	لـــا	the sequence listing part of the description:
		pages NONE, as originally filed pages NONE, filed with the demand
		pages NONE, filed with the letter of
2.	With	regard to the language, all the elements marked above were available or furnished to this Authority in the
	rangu	age in which the international application was filed, unless otherwise indicated under this item
	1 1	elements were available or furnished to this Authority in the following language which is:
		the language of a translation furnished for the purposes of international search (under Rule23.1(b)).
		the language of publication of the international application (under Rule 48.3(b)).
		the language of the translation furnished for the purposes of international preliminary examination(under Rules 55.2 and/or 55.3).
3.		
٠. :	intern	regard to any nucleotide and/or amino acid sequence disclosed in the international application, the ational preliminary examination was carried out on the basis of the sequence listing:
i		contained in the international application in printed form.
	1 I	filed together with the international application in computer readable form.
		furnished subsequently to this Authority in written form.
		furnished subsequently to this Authority in computer readable form.
١	i	The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the nternational application as filed has been furnished.
1		
		The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.
ŧ. [	<b>2</b> 2	The amendments have resulted in the cancellation of:
	ſ	<del></del> -1
	[	the description, pages NONE
	Ĭ	the claims, Nos. 2, 12
. г	ק ר	the drawings, sheets/fig NONE
'· [_	j∏ h	his report has been established as if (some of) the amendments had not been made, since they have been considered to go
Re	place	eyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).**  ment sheets which have been furnished to the receiving Office in response to an invitation under Article 14 and a few to the receiving Office in response to an invitation under Article 14 and a few to the receiving Office in response to an invitation under Article 14 and a few to the receiving Office in response to an invitation under Article 14 and a few to the receiving Office in response to the receiving Office in receiving Office in receiving Office in receiving Office in re
		ment sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in as "originally filed" and are not annexed to this report since they do not contain amendments (Rules 70.16 and 70.17).
- Al	y rep	lacement sheet containing such amendments must be referred to under item 1 and annexed to this report.

#### INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.
PCT/US02/41182

V	<ul> <li>V. Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability;</li> <li>citations and explanations supporting such statement</li> </ul>			
1.	STATEMENT			
	Novelty (N)	Claims	1, 3-11, 13-19	YES
•		Claims	NONE	NO
•	Inventive Step (IS)	Claims	1, 3-11, 13-19	YES
		Claims	NONE	NO
	Industrial Applicability (IA)	Claims	1, 3-11, 13-19	YES
		Claims		NO
		·		

#### 2. CITATIONS AND EXPLANATIONS

Claims 1, 3-11, and 13-19 meet the criteria set out in PCT Article 33(2)-(3), because the prior art does not teach or fairly suggest the method of oxidizing the exposed corners to form an oxide thereon, and removing the oxide formed in said oxidizing step prior to said step of forming an oxide layer or wherein an oxide layer on the semiconducting material and overlying the corners, and the elongated tips are formed by oxidation of the exposed corners, the oxide formed thereby being different from the oxide layer.

Claims 1, 3-11, and 13-19 meet the criteria set out in PCT Article 33(4), and thus have industrial applicability because the subject matter claimed can be made or used in industry.

Form PCT/IPEA/409 (Box V) (July 1998)

## PCT/USO2/41182.28012005

### **IPEA/US**

#### **Claims**

1 2

	·
1	1. A method for fabricating an antifuse structure (100) integrated with a semiconductor
2	device, the method comprising the steps of:
3	forming a region of semiconducting material (11) overlying an insulator (3)
4	disposed on a substrate (10);
5	performing an etching process to expose a plurality of corners (111-114) in
6	the semiconducting material;
7	forming a plurality of elongated tips (111t, 112t, 113t, 114t) of the
)8	semiconducting material at the respective corners by oxidizing the exposed corners (111,
9	112, 113, 114) to form an oxide (31) thereon and then removing the oxide (31);
10	subsequently forming an oxide layer (51) on the semiconducting material and
11	overlying the corners, the oxide layer having a nominal thickness and a reduced thickness
12	at the corners less than the nominal thickness; and
13	forming a layer of conducting material (60) in contact with the oxide layer
14	(51) at the corners,
15	thereby forming a plurality of possible breakdown paths at said corners,
16	between the semiconducting material and the layer of conducting material through the
<b>3</b> 7	oxide layer.

3. A method according to claim 1, characterized in that the region of semiconducting material (11) is a fin formed in a FINFET process.

## BUR920020082

11

corners,

## PCT/USOė/41182.28012005

2 9. A method according to claim 8, characterized in that the voltage is applied in accordant with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  12. a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  13. an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced		
1 5. A method according to claim 3 or claim 4, further comprising the step of doping the region of semiconducting material (11, 211).  6. A method according to claim 1, characterized in that oxidizing the exposed corners is performed in accordance with a low-temperature oxidation process.  7. A method according to any preceding claim, characterized in that the breakdown paths are electrically in parallel.  8. A method according to any preceding claim, further comprising the step of applying a voltage to the antifuse structure, thereby converting at least one of the breakdown paths to conducting path (103, 280) through the oxide layer (51, 251).  9. A method according to claim 8, characterized in that the voltage is applied in accordan with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced	1	4. A method according to claim 1, characterized in that the region of semiconducting
region of semiconducting material (11, 211).  6. A method according to claim 1, characterized in that oxidizing the exposed corners is performed in accordance with a low-temperature oxidation process.  7. A method according to any preceding claim, characterized in that the breakdown paths are electrically in parallel.  8. A method according to any preceding claim, further comprising the step of applying a voltage to the antifuse structure, thereby converting at least one of the breakdown paths to conducting path (103, 280) through the oxide layer (51, 251).  9. A method according to claim 8, characterized in that the voltage is applied in accordant with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  12. a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  13. a region of semiconducting material material and overlying the comier an oxide layer (51) on the semiconducting material and overlying the comier in contact with the corners, the oxide layer having a nominal thickness and a reduced	2	material (211) is a gate region formed in a planar CMOS process.
1 6. A method according to claim 1, characterized in that oxidizing the exposed corners is performed in accordance with a low-temperature oxidation process.  1 7. A method according to any preceding claim, characterized in that the breakdown paths are electrically in parallel.  1 8. A method according to any preceding claim, further comprising the step of applying a voltage to the antifuse structure, thereby converting at least one of the breakdown paths to conducting path (103, 280) through the oxide layer (51, 251).  1 9. A method according to claim 8, characterized in that the voltage is applied in accordant with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  22. a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  23. an oxide layer (51) on the semiconducting material and overlying the corners in contact with the corners, the oxide layer having a nominal thickness and a reduced	1	5. A method according to claim 3 or claim 4, further comprising the step of doping the
performed in accordance with a low-temperature oxidation process.  7. A method according to any preceding claim, characterized in that the breakdown paths are electrically in parallel.  8. A method according to any preceding claim, further comprising the step of applying a voltage to the antifuse structure, thereby converting at least one of the breakdown paths to conducting path (103, 280) through the oxide layer (51, 251).  9. A method according to claim 8, characterized in that the voltage is applied in accordan with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced	2	region of semiconducting material (11, 211).
are electrically in parallel.  8. A method according to any preceding claim, further comprising the step of applying a voltage to the antifuse structure, thereby converting at least one of the breakdown paths to conducting path (103, 280) through the oxide layer (51, 251).  9. A method according to claim 8, characterized in that the voltage is applied in accordant with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced		6. A method according to claim 1, characterized in that oxidizing the exposed corners is performed in accordance with a low-temperature oxidation process.
voltage to the antifuse structure, thereby converting at least one of the breakhown panels to conducting path (103, 280) through the oxide layer (51, 251).  9. A method according to claim 8, characterized in that the voltage is applied in accordant with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced	1 )2	
with a burn-in process for the device.  10. A method according to claim 8, characterized in that the device has a nominal voltage and the applied voltage is approximately 1.5 times the nominal voltage.  11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced	2	voltage to the antifuse structure, thereby converting at least one of the breakdown pains to u
and the applied voltage is approximately 1.5 times the nominal voltage.  1 11. An antifuse structure (100) integrated with a semiconductor device, the structure comprising:  a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced		9. A method according to claim 8, characterized in that the voltage is applied in accordance with a burn-in process for the device.
2 comprising: 3 a region of semiconducting material (11) overlying an insulator (3) disposed 4 substrate (10), the semiconducting material having a plurality of corners (111-114) with 5 plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the 6 respective corners; 7 an oxide layer (51) on the semiconducting material and overlying the corner 8 in contact with the corners, the oxide layer having a nominal thickness and a reduced	)1 2	10. A method according to claim 8, characterized in that the device has a nominal voltage, and the applied voltage is approximately 1.5 times the nominal voltage.
a region of semiconducting material (11) overlying an insulator (3) disposed substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced	1	11. An antifuse structure (100) integrated with a semiconductor device, the structure
substrate (10), the semiconducting material having a plurality of corners (111-114) with plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced	2	comprising:
plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconducting material at the respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner in contact with the corners, the oxide layer having a nominal thickness and a reduced	3	a region of semiconducting material (11) overlying an instanto (5) and a region of semiconducting material (11) overlying an instanto (5) and a region of semiconducting material (11) overlying an instanto (5) and (5) are region of semiconducting material (11) overlying an instanto (5) and (5) are region of semiconducting material (11) overlying an instanto (5) and (5) are region of semiconducting material (11) overlying an instanto (5) and (5) are region of semiconducting material (11) overlying an instanto (5) are region of semiconducting material (11) overlying an instanto (5) are region (5) are region of semiconducting material (11) overlying an instanto (5) are region
respective corners;  an oxide layer (51) on the semiconducting material and overlying the corner  in contact with the corners, the oxide layer having a nominal thickness and a reduced	4	substrate (10), the semiconducting material having a plurality of content (114) strate (10), the semiconducting material at the
an oxide layer (51) on the semiconducting material and overlying the corner  in contact with the corners, the oxide layer having a nominal thickness and a reduced	5	plurality of elongated tips (111t, 112t, 113t, 114t) of the semiconductive
8 in contact with the corners, the oxide layer having a nominal thickness and a reduced	6	respective corners;
the corners less than the nominal thickness; and	7	an oxide layer (51) on the semiconducting materials are a reduced
thickness at the corners less than the nominal uncertoos, and the salayer of conducting material (60) in contact with the oxide layer (51) at the	8	in contact with the corners, the oxide layer naving a normal
	-	thickness at the corners less than the nominal uncertoss, and a layer of conducting material (60) in contact with the oxide layer (51) at the

## PCT/USOÈ/41182 28012005

# - IPEA/US

12	Characterized in that
13	a plurality of possible breakdown paths are disposed at said corners,
14	between the semiconducting material and the layer of conducting material through the
15	reduced thickness of the oxide layer, and
16	the elongated tips are formed by oxidation of the exposed corners (111,
17	112, 113, 114), the oxide formed thereby being different from the oxide layer (51).
1	13. An antifuse structure according to claim 11, characterized in that the region of
2	semiconducting material (11) is a fin formed in a FINFET process.
<b>J</b> i	14. An antifuse structure according to claim 11, characterized in that the region of
2	semiconducting material (211) is a gate region formed in a planar CMOS process.
1	15. An antifuse structure according to claim 11, characterized in that the region of
. 2	semiconducting material (11, 211) is a region of doped material.
1	16. An antifuse structure according to any preceding claim, characterized in that the
2	breakdown paths are electrically in parallel.
<u></u> 1	17. An antifuse structure according to any preceding claim, characterized in that at least one
)1 2	of the breakdown paths is a conducting path (103, 280) through the oxide layer (51, 251)
<b>3</b> ·	formed by application of a voltage thereto.
1	18. An antifuse structure according to claim 17, characterized in that the applied voltage is a
2	burn-in voltage for the device.
1	19. An antifuse structure according to claim 18, characterized in that the device has a
2	nominal voltage, and the applied voltage is approximately 1.5 times the nominal voltage.